aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2020-09-21put function call wasm_compile test in separate benchWojciech Kosior
2020-09-21prepare to perform wasm_compile tests a bit different from stack_machine testsWojciech Kosior
2020-09-19initial work towards translating wasm to stack machine (with a provisional be...Wojciech Kosior
2020-09-16add function calling (call, ret and drop instructions) with a testbench + bug...Wojciech Kosior
2020-09-16also enable reading from vga text memoryWojciech Kosior
2020-09-16fix old commentsWojciech Kosior
2020-09-14update comment to reflect changesWojciech Kosior
2020-09-14add ability to make non-aligned loads/stores and loads/stores of 1 or 2 bytes...Wojciech Kosior
2020-09-14fix outdated information in commentsWojciech Kosior
2020-09-09enable byte-grained reads and writes through interface_wrapperWojciech Kosior
2020-09-09fix verification when SEL_O != 4'b1111Wojciech Kosior
2020-09-08enable slave and master models to use SEL_ signalWojciech Kosior
2020-09-08remove trailing whitespaceWojciech Kosior
2020-09-08Update READMEWojciech Kosior
2020-09-08modernize the build (test) systemWojciech Kosior
2020-09-08remove old debugging codeWojciech Kosior
2020-09-08use new machine's instructions in synthesisWojciech Kosior
2020-09-07remove old version of stack machine from the projectWojciech Kosior
2020-09-07update soc toplevel module to use new version of stack machineWojciech Kosior
2020-09-07add wrapped stack machine with benchWojciech Kosior
2020-09-07add intercon module, that encapsulates slave_dispatcher and master_arbiter an...Wojciech Kosior
2020-09-07fix port directionsWojciech Kosior
2020-09-07rename intercon to slave_dispatcher (soc module will remporarily stop working...Wojciech Kosior
2020-09-07add a wishbone arbiter for 2 mastersWojciech Kosior
2020-09-07add wrapper from wb master interface with 32-bit data port to wb interface wi...Wojciech Kosior
2020-09-05add cond_jump instruction together with benchWojciech Kosior
2020-09-05add jump instruction together with benchWojciech Kosior
2020-09-05add mul instruction together with benchWojciech Kosior
2020-09-05add div instruction together with benchWojciech Kosior
2020-09-05put procedures in tclasm.tcl in some orderWojciech Kosior
2020-09-05add swap instruction together with benchWojciech Kosior
2020-09-05add sub instruction together with benchWojciech Kosior
2020-09-05add add instruction together with benchWojciech Kosior
2020-09-05add tee instruction together with benchWojciech Kosior
2020-09-05add Makefile target, that runs all short testsWojciech Kosior
2020-09-05add tclasm multiinstructions (instructions, that possibly translate to more t...Wojciech Kosior
2020-09-05add load_store bench for new stack machineWojciech Kosior
2020-09-05add first simple bench for new stack machineWojciech Kosior
2020-09-05start another attempt for good stack machine designWojciech Kosior
2020-09-05replace fixed-width constant from now-parameterized wb slave modelWojciech Kosior
2020-09-04add bench for parametrized instantiation of modelsWojciech Kosior
2020-09-04fix master after parametrizationWojciech Kosior
2020-09-04enable parametrizable address and data widths for master modelWojciech Kosior
2020-09-04enable parametrizable address and data widths for slave modelWojciech Kosior
2020-09-03rename tclasm.tcl to tclasm_old.tcl (prepare for redesign of the stack machine)Wojciech Kosior
2020-09-03treat embedded RAM as read-only in test benchWojciech Kosior
2020-09-03rename stack_machine to stack_machine_old (prepare for redesign of the machine)Wojciech Kosior
2020-09-03add the ability to synthesize the designWojciech Kosior
2020-09-03make embedded memory with program code read-only (not strictly needed, but pr...Wojciech Kosior
2020-09-03register values immediately after reading the from embedded ram (this is requ...Wojciech Kosior
generated by cgit