aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2020-09-07update soc toplevel module to use new version of stack machineWojciech Kosior
2020-09-07add wrapped stack machine with benchWojciech Kosior
2020-09-07add intercon module, that encapsulates slave_dispatcher and master_arbiter an...Wojciech Kosior
2020-09-07fix port directionsWojciech Kosior
2020-09-07rename intercon to slave_dispatcher (soc module will remporarily stop working...Wojciech Kosior
2020-09-07add a wishbone arbiter for 2 mastersWojciech Kosior
2020-09-07add wrapper from wb master interface with 32-bit data port to wb interface wi...Wojciech Kosior
2020-09-05add cond_jump instruction together with benchWojciech Kosior
2020-09-05add jump instruction together with benchWojciech Kosior
2020-09-05add mul instruction together with benchWojciech Kosior
2020-09-05add div instruction together with benchWojciech Kosior
2020-09-05put procedures in tclasm.tcl in some orderWojciech Kosior
2020-09-05add swap instruction together with benchWojciech Kosior
2020-09-05add sub instruction together with benchWojciech Kosior
2020-09-05add add instruction together with benchWojciech Kosior
2020-09-05add tee instruction together with benchWojciech Kosior
2020-09-05add Makefile target, that runs all short testsWojciech Kosior
2020-09-05add tclasm multiinstructions (instructions, that possibly translate to more t...Wojciech Kosior
2020-09-05add load_store bench for new stack machineWojciech Kosior
2020-09-05add first simple bench for new stack machineWojciech Kosior
2020-09-05start another attempt for good stack machine designWojciech Kosior
2020-09-05replace fixed-width constant from now-parameterized wb slave modelWojciech Kosior
2020-09-04add bench for parametrized instantiation of modelsWojciech Kosior
2020-09-04fix master after parametrizationWojciech Kosior
2020-09-04enable parametrizable address and data widths for master modelWojciech Kosior
2020-09-04enable parametrizable address and data widths for slave modelWojciech Kosior
2020-09-03rename tclasm.tcl to tclasm_old.tcl (prepare for redesign of the stack machine)Wojciech Kosior
2020-09-03treat embedded RAM as read-only in test benchWojciech Kosior
2020-09-03rename stack_machine to stack_machine_old (prepare for redesign of the machine)Wojciech Kosior
2020-09-03add the ability to synthesize the designWojciech Kosior
2020-09-03make embedded memory with program code read-only (not strictly needed, but pr...Wojciech Kosior
2020-09-03register values immediately after reading the from embedded ram (this is requ...Wojciech Kosior
2020-09-02remove unnecessary complexity from preprocessor error throwingWojciech Kosior
2020-09-02don't exceed 80 characters in a lineWojciech Kosior
2020-09-02add a VGA-based bench for entire sockWojciech Kosior
2020-09-02add topmost module of the synthesizable designWojciech Kosior
2020-09-02name correction: remove "wb" from "sram_wb_slave"Wojciech Kosior
2020-09-02add bench for embedded ram wishbone slaveWojciech Kosior
2020-09-02add wishbone slave with embedded bramWojciech Kosior
2020-09-02add bench for wishbone sram wrapperWojciech Kosior
2020-09-02add wishbone wrapper for sramWojciech Kosior
2020-09-02add bench for cond_jump instructionWojciech Kosior
2020-09-02add bench for swap instructionWojciech Kosior
2020-09-02remove old debugging codeWojciech Kosior
2020-09-02Add bench for tee instructionWojciech Kosior
2020-09-02add bench for jump instructionWojciech Kosior
2020-09-02add tee instructionWojciech Kosior
2020-09-02add cond_jump instruction, rework jump instructionWojciech Kosior
2020-09-01remove old debugging codeWojciech Kosior
2020-09-01fix line counting in test model (avoid having picture shifted 1 line down on ...Wojciech Kosior
generated by cgit