aboutsummaryrefslogtreecommitdiff
path: root/tests
AgeCommit message (Collapse)Author
2020-09-09enable byte-grained reads and writes through interface_wrapperWojciech Kosior
2020-09-08enable slave and master models to use SEL_ signalWojciech Kosior
2020-09-08remove trailing whitespaceWojciech Kosior
2020-09-08modernize the build (test) systemWojciech Kosior
2020-09-08remove old debugging codeWojciech Kosior
2020-09-07remove old version of stack machine from the projectWojciech Kosior
2020-09-07update soc toplevel module to use new version of stack machineWojciech Kosior
2020-09-07add wrapped stack machine with benchWojciech Kosior
2020-09-07add intercon module, that encapsulates slave_dispatcher and master_arbiter ↵Wojciech Kosior
and a bench for it (use adapted operations files from master_arbiter test)
2020-09-07rename intercon to slave_dispatcher (soc module will remporarily stop ↵Wojciech Kosior
working from this commit on)
2020-09-07add a wishbone arbiter for 2 mastersWojciech Kosior
2020-09-07add wrapper from wb master interface with 32-bit data port to wb interface ↵Wojciech Kosior
with 16-bit data port together with testbench
2020-09-05add cond_jump instruction together with benchWojciech Kosior
2020-09-05add jump instruction together with benchWojciech Kosior
2020-09-05add mul instruction together with benchWojciech Kosior
2020-09-05add div instruction together with benchWojciech Kosior
2020-09-05add swap instruction together with benchWojciech Kosior
2020-09-05add sub instruction together with benchWojciech Kosior
2020-09-05add add instruction together with benchWojciech Kosior
2020-09-05add tee instruction together with benchWojciech Kosior
2020-09-05add tclasm multiinstructions (instructions, that possibly translate to more ↵Wojciech Kosior
than one)
2020-09-05add load_store bench for new stack machineWojciech Kosior
2020-09-05add first simple bench for new stack machineWojciech Kosior
2020-09-04add bench for parametrized instantiation of modelsWojciech Kosior
2020-09-03rename tclasm.tcl to tclasm_old.tcl (prepare for redesign of the stack machine)Wojciech Kosior
2020-09-03treat embedded RAM as read-only in test benchWojciech Kosior
2020-09-03rename stack_machine to stack_machine_old (prepare for redesign of the machine)Wojciech Kosior
2020-09-02add a VGA-based bench for entire sockWojciech Kosior
2020-09-02name correction: remove "wb" from "sram_wb_slave"Wojciech Kosior
2020-09-02add bench for embedded ram wishbone slaveWojciech Kosior
2020-09-02add bench for wishbone sram wrapperWojciech Kosior
2020-09-02add bench for cond_jump instructionWojciech Kosior
2020-09-02add bench for swap instructionWojciech Kosior
2020-09-02remove old debugging codeWojciech Kosior
2020-09-02Add bench for tee instructionWojciech Kosior
2020-09-02add bench for jump instructionWojciech Kosior
2020-09-01remove old debugging codeWojciech Kosior
2020-09-01fix line counting in test model (avoid having picture shifted 1 line down on ↵Wojciech Kosior
virtual display)
2020-09-01start anewWojciech Kosior
generated by cgit