1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
|
`default_nettype none
`include "messages.vh"
`ifndef SIMULATION
`error_SIMULATION_not_defined
; /* Cause syntax error */
`endif
`ifndef INSTRUCTIONS_COUNT
`error_INSTRUCTIONS_COUNT_must_be_defined
; /* Cause syntax error */
`endif
`ifndef WORDS_TO_VERIFY_COUNT
`error_WORDS_TO_VERIFY_COUNT_must_be_defined
; /* Cause syntax error */
`endif
module stack_machine_test();
wire M_CLK_I;
wire M_RST_I;
wire MI_ACK_I;
wire [19:0] MI_ADR_O;
wire [15:0] MI_DAT_I;
wire [15:0] MI_DAT_O;
wire MI_STB_O;
wire MI_CYC_O;
wire MI_WE_O;
wire MI_STALL_I;
wire MD_ACK_I;
wire MD_ERR_I;
wire [20:0] MD_ADR_O;
wire [31:0] MD_DAT_I;
wire [31:0] MD_DAT_O;
wire [3:0] MD_SEL_O;
wire MD_STB_O;
wire MD_CYC_O;
wire MD_WE_O;
wire MD_STALL_I;
/* For simple tests we'll use separate slaves for instructions and data */
wire SI_ACK_O;
wire SI_CLK_I;
wire [19:0] SI_ADR_I;
wire [15:0] SI_DAT_I;
wire [15:0] SI_DAT_O;
wire SI_SEL_I;
wire SI_RST_I;
wire SI_STB_I;
wire SI_WE_I;
wire SI_STALL_O;
wire SD_ACK_O;
wire SD_CLK_I;
wire [20:0] SD_ADR_I;
wire [31:0] SD_DAT_I;
wire [31:0] SD_DAT_O;
wire [3:0] SD_SEL_I;
wire SD_RST_I;
wire SD_STB_I;
wire SD_WE_I;
wire SD_STALL_O;
/* Non-wishbone */
wire M_finished;
stack_machine_new stack_machine
(
.CLK_I(M_CLK_I),
.RST_I(M_RST_I),
/* Instruction reading interface */
.I_ACK_I(MI_ACK_I),
.I_ADR_O(MI_ADR_O),
.I_DAT_I(MI_DAT_I),
.I_DAT_O(MI_DAT_O),
.I_STB_O(MI_STB_O),
.I_CYC_O(MI_CYC_O),
.I_WE_O(MI_WE_O),
.I_STALL_I(MI_STALL_I),
/* Data interface */
.D_ACK_I(MD_ACK_I),
.D_ERR_I(MD_ERR_I),
.D_ADR_O(MD_ADR_O),
.D_DAT_I(MD_DAT_I),
.D_DAT_O(MD_DAT_O),
.D_SEL_O(MD_SEL_O),
.D_STB_O(MD_STB_O),
.D_CYC_O(MD_CYC_O),
.D_WE_O(MD_WE_O),
.D_STALL_I(MD_STALL_I),
.finished(M_finished)
);
memory_slave_model
#(
.SLAVE_NR(0),
.WORD_SIZE(2),
.ADR_BITS(20),
.WRITABLE(0),
.WORDS_TO_INITIALIZE(`INSTRUCTIONS_COUNT),
.INITIAL_CONTENTS_FILE("instructions.mem")
) slave_I
(
.ACK_O(SI_ACK_O),
.CLK_I(SI_CLK_I),
.ADR_I(SI_ADR_I),
.DAT_I(SI_DAT_I),
.DAT_O(SI_DAT_O),
.SEL_I(SI_SEL_I),
.RST_I(SI_RST_I),
.STB_I(SI_STB_I),
.WE_I(SI_WE_I),
.STALL_O(SI_STALL_O)
);
memory_slave_model
#(
.SLAVE_NR(1),
.WORD_SIZE(4),
.SEL_LINES(4),
.ADR_BITS(21),
.WRITABLE(1),
.WORDS_TO_INITIALIZE(`INSTRUCTIONS_COUNT),
.INITIAL_CONTENTS_FILE("instructions.mem")
) slave_D
(
.ACK_O(SD_ACK_O),
.CLK_I(SD_CLK_I),
.ADR_I(SD_ADR_I),
.DAT_I(SD_DAT_I),
.DAT_O(SD_DAT_O),
.SEL_I(SD_SEL_I),
.RST_I(SD_RST_I),
.STB_I(SD_STB_I),
.WE_I(SD_WE_I),
.STALL_O(SD_STALL_O)
);
reg CLK;
reg RST;
assign M_CLK_I = CLK;
assign M_RST_I = RST;
assign MI_ACK_I = SI_ACK_O;
assign MI_DAT_I = SI_DAT_O;
assign MI_STALL_I = SI_STALL_O;
assign MD_ACK_I = SD_ACK_O;
assign MD_DAT_I = SD_DAT_O;
assign MD_STALL_I = SD_STALL_O;
assign SI_CLK_I = CLK;
assign SI_ADR_I = MI_ADR_O;
assign SI_DAT_I = MI_DAT_O;
assign SI_SEL_I = 1;
assign SI_RST_I = RST;
assign SI_STB_I = MI_STB_O && MI_CYC_O;
assign SI_WE_I = MI_WE_O;
assign SD_CLK_I = CLK;
assign SD_ADR_I = MD_ADR_O;
assign SD_DAT_I = MD_DAT_O;
assign SD_SEL_I = MD_SEL_O;
assign SD_RST_I = RST;
assign SD_STB_I = MD_STB_O && MD_CYC_O;
assign SD_WE_I = MD_WE_O;
integer i, j;
reg [21:0] address;
reg [31:0] expected_value;
reg [31:0] found_value;
reg [31:0] words_to_verify[`WORDS_TO_VERIFY_COUNT * 2 - 1 : 0];
initial begin
CLK <= 0;
RST <= 1;
for (i = 0; i < 3500; i++) begin
#1;
CLK <= ~CLK;
if (CLK)
RST <= 0;
if (M_finished) begin
$readmemh("words_to_verify.mem", words_to_verify,
0, `WORDS_TO_VERIFY_COUNT * 2 - 1);
for (j = 0; j < `WORDS_TO_VERIFY_COUNT; j++) begin
address = words_to_verify[2 * j][21:0];
found_value = {slave_D.memory[address + 3],
slave_D.memory[address + 2],
slave_D.memory[address + 1],
slave_D.memory[address]};
expected_value = words_to_verify[2 * j + 1];
if (found_value !== expected_value) begin
`MSG(("error: expected h%x at h%x, but got h%x",
expected_value, address, found_value));
end
end
$finish;
end // if (M_finished)
end // for (i = 0; i < 3500; i++)
$display("error: cpu hasn't finished its operations in 1750 ticks");
$finish;
end // initial begin
endmodule // stack_machine_test
|
