aboutsummaryrefslogtreecommitdiff
path: root/tests/interface_wrapper/operations.memv
blob: 2b581b5f45240fef18753bc6a6934d5b1988781d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
`include "macroasm.vh" // look into macroasm.vh for more info

// First - a sequence of reads and writes like in self_32bit_word test
`WRITE(000000, deadbeef)
`WAIT
`READ (000000, deadbeef)
`WRITE(180004, 1234abcd)
`READ (000000, deadbeef)
`DESELECT
`DESELECT
`READ (180004, 1234abcd)
`WRITE(101010, a2a24444)
`WRITE(180004, 7c7c7c7c)
`READ (101010, a2a24444)
`WRITE(100004, 9901fe23)
`WAIT
`WAIT
`WAIT
`WAIT
`WAIT
`DESELECT
`DESELECT
`DESELECT
`WAIT
`READ(100004, 9901fe23)
`DESELECT
`WAIT
`READ(180004, 7c7c7c7c)

// Now, a sequence with some word-aligned but not dword-aligned reads and writes
`WRITE(180006, bebebaba)
`READ (180004, baba7c7c)
`WAIT
`WRITE(18000a, 90907878)
`DESELECT
`WRITE(10100e, a1a1a0a0)
`READ (180008, 7878bebe)
`READ (101010, a2a2a1a1)
`WAIT
`DESELECT
`WAIT
`WRITE(004402, 2c0ffee5)
`READ (004402, 2c0ffee5)
`WRITE(004404, 00003c0f)
`WAIT
`WAIT
`WAIT
`READ (004402, 3c0ffee5)
`WRITE(012302, 0fca0000)
`WRITE(012306, 0000baca)
`READ (012304, baca0fca)