index
:
AGH-engineering-thesis
master
Code related to my engineering thesis at AGH University of Science and Technology in Kraków, Poland
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Collapse
)
Author
2020-09-05
add load_store bench for new stack machine
Wojciech Kosior
2020-09-05
add first simple bench for new stack machine
Wojciech Kosior
2020-09-05
start another attempt for good stack machine design
Wojciech Kosior
2020-09-05
replace fixed-width constant from now-parameterized wb slave model
Wojciech Kosior
2020-09-04
add bench for parametrized instantiation of models
Wojciech Kosior
2020-09-04
fix master after parametrization
Wojciech Kosior
2020-09-04
enable parametrizable address and data widths for master model
Wojciech Kosior
2020-09-04
enable parametrizable address and data widths for slave model
Wojciech Kosior
2020-09-03
rename tclasm.tcl to tclasm_old.tcl (prepare for redesign of the stack machine)
Wojciech Kosior
2020-09-03
treat embedded RAM as read-only in test bench
Wojciech Kosior
2020-09-03
rename stack_machine to stack_machine_old (prepare for redesign of the machine)
Wojciech Kosior
2020-09-03
add the ability to synthesize the design
Wojciech Kosior
2020-09-03
make embedded memory with program code read-only (not strictly needed, but ↵
Wojciech Kosior
protects it from accidental overwriting before reset button is pressed)
2020-09-03
register values immediately after reading the from embedded ram (this is ↵
Wojciech Kosior
required for memories to get inferred)
2020-09-02
remove unnecessary complexity from preprocessor error throwing
Wojciech Kosior
2020-09-02
don't exceed 80 characters in a line
Wojciech Kosior
2020-09-02
add a VGA-based bench for entire sock
Wojciech Kosior
2020-09-02
add topmost module of the synthesizable design
Wojciech Kosior
2020-09-02
name correction: remove "wb" from "sram_wb_slave"
Wojciech Kosior
2020-09-02
add bench for embedded ram wishbone slave
Wojciech Kosior
2020-09-02
add wishbone slave with embedded bram
Wojciech Kosior
2020-09-02
add bench for wishbone sram wrapper
Wojciech Kosior
2020-09-02
add wishbone wrapper for sram
Wojciech Kosior
2020-09-02
add bench for cond_jump instruction
Wojciech Kosior
2020-09-02
add bench for swap instruction
Wojciech Kosior
2020-09-02
remove old debugging code
Wojciech Kosior
2020-09-02
Add bench for tee instruction
Wojciech Kosior
2020-09-02
add bench for jump instruction
Wojciech Kosior
2020-09-02
add tee instruction
Wojciech Kosior
2020-09-02
add cond_jump instruction, rework jump instruction
Wojciech Kosior
2020-09-01
remove old debugging code
Wojciech Kosior
2020-09-01
fix line counting in test model (avoid having picture shifted 1 line down on ↵
Wojciech Kosior
virtual display)
2020-09-01
change horizontal counter initialization on reset
Wojciech Kosior
2020-09-01
whenever we have a big array, signify, that we're using embedded RAM for it
Wojciech Kosior
2020-09-01
start anew
Wojciech Kosior
2020-07-24
add license
Wojciech Kosior
2020-07-18
after reset copy data from spi flash chip to sram
Wojciech Kosior
2020-07-16
reindent code
Wojciech Kosior
2020-07-16
use separate registers for information whether displaying of a vga pixel/row ↵
Wojciech Kosior
starts on next tick (optimization to make combinational logic delay shorter)
2020-07-16
cleanup unused registers
Wojciech Kosior
2020-07-16
some comments around snapshotted button values
Wojciech Kosior
2020-07-16
snapshot external button2 signal before using it
Wojciech Kosior
2020-07-15
add an example of SRAM access
Wojciech Kosior
2020-07-15
update Makefile, use self-compiled version of toolchain
Wojciech Kosior
2020-04-06
don't dtore documentation in the repo
Wojciech Kosior
2020-04-02
warmup before actual work
Wojciech Kosior
2020-04-02
add bibliography with Olimex repo
Wojciech Kosior
2020-04-01
initial vision description
Wojciech Kosior
2020-04-01
add simple readme
Wojciech Kosior
[prev]